PD 6603:1996 - Language requirements for high-level synthesis
Printed version of this is available at library. To request, please e-mail to referencepk@usm.my and include a copy of this record in your e-mail.
However, if PD 6603:1996 pertains to language requirements for high-level synthesis, it likely provides guidance on the programming languages and specifications suitable for high-level synthesis of digital systems. High-level synthesis is a process in digital design where a high-level description of a system, often in the form of a behavioral specification, is automatically transformed into a register-transfer level (RTL) description that can be implemented in hardware.
Here are some general considerations and language requirements that are often relevant in the context of high-level synthesis:
Hardware Description Languages (HDLs): HDLs are commonly used for describing the behavior and structure of digital systems. VHDL (VHSIC Hardware Description Language) and Verilog are two widely used HDLs for high-level synthesis.
Abstraction Levels: High-level synthesis typically deals with higher levels of abstraction than traditional RTL design. The language should support abstraction constructs that allow designers to express functionality at a more abstract level.
Behavioral Constructs: The language should provide constructs for expressing high-level behaviors, such as algorithmic descriptions, data flow specifications, and concurrent processes.
Parallelism and Concurrency: Support for expressing parallelism and concurrency is crucial, as high-level synthesis often involves transforming algorithmic descriptions into parallel hardware structures.
Data Types and Operations: The language should support a range of data types and operations to accurately model the behavior of the system. This includes integer, floating-point, and possibly custom data types.
Interface Specifications: Clear and expressive mechanisms for specifying input and output interfaces of the design are important. This includes communication with external components or modules.
Timing and Synchronization: The language should allow designers to express timing constraints and synchronization requirements, which are critical for ensuring proper functionality and performance in hardware.
Synthesizability: The language constructs should be synthesizable, meaning that they can be effectively translated into hardware logic by a synthesis tool.
