(For USM Staff/Student Only)

EngLib USM > Ω School of Electrical & Electronic Engineering >

Design of an 8 bit receiver based on fpga /Haidzir Mohammad

Design of an 8 bit receiver based on fpga._Haidzir Mohammad._E3_2006_NI
Projek ini bertujuan untuk membina dan merekabentuk bahagian penerima didalam UART (Universal Asynchronous Receive Transmit) berasaskan FPGA (Field Programmable Gate Array). Terdapat dua bahagian utama yang terlibat dalam membangunkan penerima ini iaitu bahagian perisian dan perkakasan. Bahagian perisian adalah yang terpenting dimana ia melibatkan pembangunan keseluruhan penerima menggunakan perisian Xilinx Foundation 2.1i berasaskan kod VHDL (Hardware Description Languange) melalui kaedah model perilaku (Behavioral Model). Penerima yang dibina akan berfungsi sama seperti penerima didalam UART dimana ia mampu untuk menerima 8 bit data secara siri dan menukarkannya kepada 8 bit data secara selari untuk diproses oleh komputer. Bahagian perkakasan pula melibatkan sambungan litar antara papan demo Xilinx XC4010PC84 dengan komputer melalui litar RS232 dan perkakasan yang lain. Papanuji demo Xilinx XC4010PC84 ini akan berfungsi sebagai penerima dan menunjukkan keluaran data yang dihantar oleh komputer dalam bentuk kod ASCII dan dipamerkan oleh LED dalam bentuk binari. ______________________________________________________________________________________ This project is developed in purpose to design and build a receiver in UART (Universal Asynchronous Receive Transmit) based on FPGA (Field Programmable Gate Array). There are two main parts associated in developing this receiver including software development and hardware installation. The most important part in this project is, in software development section where involving to develop the whole receiver application using Xilinx Foundation 2.1i software based on VHDL (Hardware Description Language) code via Behavioral Modelling. This receiver will have functionality as a receiver in UART to accept 8 bit data in serial and converted to 8 bit data in parallel for communication in computer system. For hardware installation part, it involve a whole connection circuitry with Xilinx XC4010PC84 demo board with computer via connection RS232 cable and the other hardware connection. The Xilinx XC4010PC84 demo board will act like a receiver and display the data that computer send in ASCII character and display it by LED in binary.
Contributor(s):
Haidzir Mohammad - Author
Primary Item Type:
Final Year Project
Language:
English
Subject Keywords:
hardware installation; communication; binary.
First presented to the public:
5/1/2006
Original Publication Date:
1/23/2019
Previously Published By:
Universiti Sains Malaysia
Place Of Publication:
School of Electrical & Electronic Engineering
Citation:
Extents:
Number of Pages - 56
License Grantor / Date Granted:
  / ( View License )
Date Deposited
2019-01-23 15:59:16.745
Submitter:
Nor Hayati Ismail

All Versions

Thumbnail Name Version Created Date
Design of an 8 bit receiver based on fpga /Haidzir Mohammad1 2019-01-23 15:59:16.745
Engineering Library USM @ 2017