(For USM Staff/Student Only)

EngLib USM > Ω School of Electrical & Electronic Engineering >

Z-domain analysis of phase-locked loop

Z-domain analysis of phase-locked loop / Goh Pei Ni
Gelung terkunci fasa (PLL) merupakan sistem kawalan suapbalik yang dapat menjejaki isyarat masukan. Dalam kebanyakan karya bertulis, penghampiran lelurus sering digunakan dalam analisis kestabilan dan rekabentuk PLL. Namun, kaedah ini akan menyebabkan keputusan yang kurang tepat kerana PLL secara inherennya mempunyai ciri ketaklelurusan. Dalam penyelidikan ini, analisis secara tak lelurus dijalankan dan PLL digit klasik (CDPLL) disusun semula menjadi sistem Lur’e diskret kerana ciri ketaklelurusan pengesan fasa get ATAU eksklusi (XOR) diambil kira. Sebelum ini, kriteria Popov and membulat yang berasas frekuensi digunakan untuk mengkaji masalah kestabilan PLL analog dalam karya bertulis. Analisis PLL boleh dilakukan dalam s-domain atau z-domain. Namun begitu, analisis z-domain lebih sesuai terutamanya apabila masukan dan keluaran CDPLL adalah dalam bentuk digit. Kriteria Tsypkin dan Jury-Lee (JL) merupakan kaedah biasa untuk menganalisis masalah kestabilan mutlak sistem Lur’e masa diskret berketaklelurusan cerun terhad. Beberapa contoh berangka dengan jenis penapis yang berbeza diperuntukkan untuk tujuan analisis kestabilan dan perbandingan ciri konservatif kriteria Tsypkin dan JL. Keputusan menunjukkan kriterium JL dapat memperuntukkan julat penguncian yang lebih luas dan jidar kestabilan yang lebih baik berbanding dengan kriterium Tsypkin dan ia sesuai diaplikasikan pada CDPLL. Ketakjituan penghampiran lelurus dalam menganalisis CDPLL telah disahkan oleh keputusan. Dengan mengaplikasikan kriteriun JL, CDPLL yang berjulat penguncian luas dilanjutkan kepada aplikasi pensintesis frekuensi di mana factor penskalaan dihadkan oleh julat penguncian maksimumnya. Penyelakuan dalam penyelidikan ini dilaksanakan dalam domain fasa-frekuensi untuk mengurangkan masa penyelakuan. _______________________________________________________________________________________________________ Phase-locked loop (PLL) is a feedback control system that can tracks its input signal. In most of the literature, linear approximation is often used in stability analysis and design of PLL. However, this method will leads to inaccurate results as the PLL is inherently nonlinear. In this research, nonlinear analysis is performed and classical digital PLL (CDPLL) is restructured into discrete-time Lur’e system as the nonlinearity of Exclusive-OR (XOR) gate phase detector is taken into consideration. Previously, frequency-based circle and Popov criteria has been used to study the stability problem of analog PLL in the literature. Analysis of PLL can be conducted in s-domain or z-domain. However, z-domain analysis is more suitable than s-domain analysis especially when the input and output of CDPLL are in digital form. Tsypkin and Jury-Lee (JL) criteria are common approaches to analyse the absolute stability of discrete-time Lur’e systems with slope-restricted nonlinearities. Several numerical examples with different types of loop filters are provided for stability analysis purposes and conservativeness of Tsypkin and JL criteria are compared in this research. Results show that the JL criterion provides a wider locking range and better stability margin than the Tsypkin criterion thus it is suitable to be applied on CDPLL. The inaccuracy of linear approximation in analysing CDPLL is proven by the result. By applying JL criterion, CDPLL with wider locking range is extended to frequency synthesizer application where it is observed that the scaling factor of frequency synthesizer is limited by its maximum locking range. Simulations in this research are performed in phase-frequency domain in order to reduce simulation time.
Contributor(s):
Goh Pei Ni - Author
Primary Item Type:
Final Year Project
Identifiers:
Accession Number : 875007984
Language:
English
Subject Keywords:
(PLL); system; input
First presented to the public:
6/1/2015
Original Publication Date:
3/20/2019
Previously Published By:
Universiti Sains Malaysia
Place Of Publication:
School of Electrical & Electronic Engineering
Citation:
Extents:
Number of Pages - 83
License Grantor / Date Granted:
  / ( View License )
Date Deposited
2019-03-20 17:18:00.489
Submitter:
Mohd Jasnizam Mohd Salleh

All Versions

Thumbnail Name Version Created Date
Z-domain analysis of phase-locked loop1 2019-03-20 17:18:00.489