The purpose of this project is to develop a UART receiver using FPGA. The project consist of two main parts; i.e. developing the receiver’s software and hardware implementation. The most important part is the software development. It involves the development of the receiver using Xilinx Foundation 2.1i software which is based on VHDL language. In this project, the Behavioral Modeling has been chosen. This receiver emulates the UART receiver which accepts 8 bit serial data and converts to 8 bit parallel data for communication in computer system. The hardware implementation involves the connection of Xilinx XC4010PC84 demo board with a computer via RS232 cable and the other hardware connection. The Xilinx XC4010PC84 demo board acts as receiver and displays the data from the computer which is sent in ASCII characters by LEDs in binary.