EngLib USM > Ω School of Electrical & Electronic Engineering >

Low noise op amp using chopper stabilization technique

Low noise op amp using chopper stabilization technique / Lau Jun Giap

Abstract Dalam projek ini, satu pendekatan teknik penstabilan pencincang pada penguat kendalian yang dilipat lata untuk mengurangkan bunyi frekuensi rendah diperkenalkan. Penstabilan 'chopper' ialah teknik yang memodulatkan bunyi frekuensi rendah kepada frekuensi tinggi, dan kemudiannya meninggalkan bunyi berfrequency rendah oleh penapis lulus rendah. Dengan reka bentuk litar keuntungan yang tinggi, penguat ini mencapai voltan keuntungan kira-kira 60 dB dan perpaduan juga tinggi jalur lebar keuntungan sebanyak 277.3 MHz. Gandaan voltan tinggi op amp berupaya memberikan nisbah isyarat hingar dan lebar jalur yang tinggi. Ia membolehkan suis untuk mencincang pada frekuensi tinggi untuk mengurangkan bunyi bising,1-f manakala bunyi tidak berubah. Reka bentuk dilaksanakan menggunakan VIRTUOSO CADENCE dengan teknologi SILTERRA 180 nm pada voltan bekalan 1.8 V. Jumlah chip saiz ialah 65.3 um2. Walaupun projek ini difokuskan kepada seni bina pencincang asas yang stabil, litar ini juga berguna untuk pelbagai 'cip sensor' dan 'instrumen' pemantauan biologi. ___________________________________________________________________________________________________ In this project, an approach of chopper stabilization technique on a folded-cascode amplifier to reduce the low frequency noise is introduced. Chopper stabilization is the technique which modulates noise in low frequency to high frequency, and then diminishes the unwanted effect by a low pass filter. By employing high gain circuit design technique, this amplifier achieves approximately 60 dB voltage gain and also high unity gain bandwidth which is 277.3 MHz. A high voltage gain of op amp will provides high signal to noise ratio and a high bandwidth allows the switches to chop at high frequencies to reduce the noise 1-f while allow the thermal noise unchanged. The design is implemented by using VIRTUOSO CADENCE with SILTERRA 180 nm technology at 1.8 V supply voltage. The total chip area is 65.3 um2 . Albeit this project is focus on the basic chopper stabilized architecture, the circuit is also useful for a variety of sensor chips and biological monitoring instruments.

Contributor(s): Lau Jun Giap - Author Primary Item Type: Final Year Project Identifiers: Barcode : 0000390630 Accession Number : 875004739 Language: English Subject Keywords: Chopper stabilization; low frequency; biological monitoring instruments First presented to the public: 6/1/2012 Original Publication Date: 3/14/2018 Previously Published By: Universiti Sains Malaysia Place Of Publication: School of Electrical & Electronic Engineering Citation: Extents: Number of Pages - 76 License Grantor / Date Granted:   / ( View License ) Date Deposited 2018-03-14 14:47:37.171 Date Last Updated 2019-01-07 11:24:32.9118 Submitter: Mohd Jasnizam Mohd Salleh

All Versions

• Help | 
• About | 
• Privacy Policy