(For USM Staff/Student Only)

EngLib USM > Ω School of Electrical & Electronic Engineering >

Digital up converter / Loh Kok Khoon

Digital up converter Loh Kok Khoon_E3_2008_875002792_00003076253_NI
Dengan perkembangan teknologi 3G tanpa talian, fungsi penghantaran dan penerimaan telah difokuskan. Penukar Naik Digital sub sistem merupakan sebahagian daripada komponen digital yang utama dalam fungsi penghantaran. Implimentasi Penukar Naik Digital yang murah dan berkesan amat diperlukan untuk meningkatkan serviks data. Penukar Naik Digital merupakan satu algoritma yang digunakan untuk menapis dan menukar isyarat maklumat jalur dasar digital ke kadar persampelan yang tinggi sebelum dimodulatkan oleh frekuensi pembawa sintesis digital terus. Penukar Naik Digital algoritma terdiri daripada Penapis Sambutan Masukan terhingga yang terdiri daripada penapis saluran, pencampur dan sintesis digital terus. Projek ini dihasilkan untuk Gandaan Akses Pembahagi Kod Jalur Lebar. Penukar Naik Digital yang dilaksanakan dalam Xilinx Virtex-4 Tatasusunan Logik Boleh Aturcara Medan menggunakan Xilinx System Generator. Xilinx Virtex-4 Tatasusunan Logik Boleh Aturcara Medan ialah cara yang terbaik untuk implementasi disebabkan saiz technology yang kecil, kebolehlenturan dan penggunaan tenaga yang rendah. _________________________________________________________________________________________ With the development of the 3G-wireless infrastructure, transmitter/receiver functionality has become a focus to designer. Digital Up Converter (DUC) sub-systems are among the main digital components of the transmitter functionality. An efficient low-cost DUC implementation that meets increasing data service is highly desired. DUC is an algorithm, used to filter and converter the digital baseband signal to a higher sampling rate before being modulated onto a direct digitally synthesized (DDS) carrier frequency. A possible DUC algorithm consists of Finite Input Response (FIR) filter, Cascading Integrating Comb (CIC) filters, mixer and DDS. This project is applied for WCDMA application. Implementation of the DUC algorithm using the Xilinx System Generator has been made for Xilinx Virtex-4 Field Programmable Gate Array (FPGA). Xilinx Virtex-4 FPGA board is the best solution due to its smaller technology size, flexibility and energy consumption.
Contributor(s):
Loh Kok Khoon - Author
Primary Item Type:
Final Year Project
Identifiers:
Accession Number : 875002792
Language:
English
Subject Keywords:
3G-wireless infrastructure; ransmitter/receiver; Cascading Integrating Comb (CIC) filters,
First presented to the public:
5/1/2008
Original Publication Date:
9/14/2018
Previously Published By:
Universiti Sains Malaysia
Place Of Publication:
School of Electrical & Electronic Engineering
Citation:
Extents:
Number of Pages - 91
License Grantor / Date Granted:
  / ( View License )
Date Deposited
2018-09-19 10:45:08.965
Date Last Updated
2019-01-07 11:24:32.9118
Submitter:
Nor Hayati Ismail

All Versions

Thumbnail Name Version Created Date
Digital up converter / Loh Kok Khoon1 2018-09-19 10:45:08.965
Engineering Library USM @ 2017