(For USM Staff/Student Only)

EngLib USM > Ω School of Electrical & Electronic Engineering >

Interstage matching for medium power amplifier phemt

Interstage matching for medium power amplifier phemt / Siti Khairul Atikah Ahamad Khairudin
Reka bentuk dan pelaksanaan dua peringkat mikro monolitik litar bersepadu (MMIC) penguat kuasa sederhana (MPA) bagi kegunaan operasi pada kekerapan 5.8 GHz, dihasilkan dengan menggunakan pseudomorphic elektron tinggi mobiliti transistor teknologi (PHEMT). Gambarajah skematik disimulasi dengan menggunakan simulasi Lanjutan Rekabentuk Sistem (ADS). Rekaan projek ini menggunakan penguat dua peringkat dengan disertai litar yang sepadan. Litar sepadan yang direka bentuk, boleh berbeza mengikut aplikasi dan setiap ia mempunyai kelebihan dan kekurangan. Pemilihan jenis litar sepadan yang betul membantu untuk meningkatkan prestasi litar. Reka bentuk ini digunakan dalam meningkatkan penghantaran maklumat dalam rangkaian kawasan tempatan (LAN). Prestasi simulasi ini menunjukkan kedua-dua peringkat MPA telah mencapai gandaan bersekutu sebanyak 19.744 dB dengan kehilangan masukan (S11) sebanyak 13.920 dB dan kehilangan keluaran (S22) sebanyak 17.605 dB. Pada voltan salir, VDS 5V, MPA ini menggunakan jumlah keseluruhan arus sebanyak 24.4mA semasa simulasi. _______________________________________________________________________________________________________ The design and the performance of two-stage monolithic microwave integrated circuit (MMIC) medium power amplifier (MPA) for operating frequency at 5.8 GHz application are presented by using pseudomorphic high electron mobility transistor (PHEMT) technology. This schematic design is being simulated by using Advanced Design System (ADS). The design is using a two-stage amplifier with the matching circuit. The design of the matching circuit can be vary according to the applications and each of it has advantages and disadvantages. The selection of the type of matching circuit helps to improve the performance of the circuit. This design is used in improving the data transmission LAN network. The simulated performance shows a two-stage MPA achieved an associated gain of 19.744 dB with the return input loss (S11) of 13.920 dB and output return loss (S22) of 17.605 dB. At 5.0V of drain voltage, VDS, this MPA consumes 24.4mA of simulated total current.
Contributor(s):
Siti Khairul Atikah Ahamad Khairudin - Author
Primary Item Type:
Final Year Project
Identifiers:
Accession Number : 875006047
Language:
English
Subject Keywords:
design; performance; monolithic microwave integrated circuit (MMIC)
First presented to the public:
6/1/2016
Original Publication Date:
7/5/2018
Previously Published By:
Universiti Sains Malaysia
Place Of Publication:
School of Electrical & Electronic Engineering
Citation:
Extents:
Number of Pages - 704
License Grantor / Date Granted:
  / ( View License )
Date Deposited
2018-07-05 10:16:50.54
Date Last Updated
2020-05-28 18:07:20.899
Submitter:
Mohd Jasnizam Mohd Salleh

All Versions

Thumbnail Name Version Created Date
Interstage matching for medium power amplifier phemt1 2018-07-05 10:16:50.54
Engineering Library USM @ 2017